Server/External PCIE Connectivity Worksteam: Difference between revisions

From OpenCompute
Jump to navigation Jump to search
 
(13 intermediate revisions by 4 users not shown)
Line 1: Line 1:
==Welcome to the OCP M-FLW WIKI==
==Welcome to the OCP External PCIE Connectivity WIKI==
External PCIE Connectivity is a Worksteam within the [https://www.opencompute.org/wiki/Server Server Project].
External PCIE Connectivity is a Worksteam within the [https://www.opencompute.org/wiki/Server Server Project].


Line 5: Line 5:
===Leadership===
===Leadership===
* [mailto:mohamad.elbatal@ocproject.net Mohamad Elbatal]
* [mailto:mohamad.elbatal@ocproject.net Mohamad Elbatal]
===Public Mailing List===
*Page: [https://ocp-all.groups.io/g/ocp-external-pcie-connectivity/ https://ocp-all.groups.io/g/ocp-external-pcie-connectivity/]
*Post: [mailto:ocp-external-pcie-connectivity@OCP-All.groups.io ocp-external-pcie-connectivity@OCP-All.groups.io]
*Subscribe: [mailto:ocp-external-pcie-connectivity+subscribe@OCP-All.groups.io ocp-external-pcie-connectivity+subscribe@OCP-All.groups.io]
*Unsubscribe: [mailto:ocp-external-pcie-connectivity+unsubscribe@OCP-All.groups.io ocp-external-pcie-connectivity+unsubscribe@OCP-All.groups.io]




===Scope===
===Scope===
To document the various industry usage-model scenarios and requirements for rack-level disaggregated NVMe and/or CXL inter-connected Compute, Acceleration, Memory and Storage modules using PCIe Gen5 & Gen6 external Direct Attached(DAC), Active Electrical(AEC) and Active Optical(AOC) Cables. The Workstream will not explore any specific implementation solutions at this time; however, a future industry standards committee will be formed by willing members aiming to materialize the requirement output of this Workstream into a complete standard cabling specification.
To document the various industry usage-model scenarios and requirements for rack-level disaggregated NVMe and/or CXL inter-connected Compute, Acceleration, Memory and Storage modules using PCIe Gen5 & Gen6 external Direct Attached(DAC), Active Electrical(AEC) and Active Optical(AOC) Cables. The Workstream will not explore any specific implementation solutions at this time; however, a future industry standards committee will be formed by willing members aiming to materialize the requirement output of this Workstream into a complete standard cabling specification.


===Documents===
===Documents===
* Coming Soon
Main Folder: https://drive.google.com/drive/folders/0AJSSbhm5kNnuUk9PVA
 
Draft Requirements Document: https://docs.google.com/document/d/1qN52eC0YUnau0Pm4ysk9f84x6p7zmYlx/edit#


Latest Slides: https://docs.google.com/presentation/d/1ETPGjzm-Fm9BI3SkCq_vbPSvlWvFWO2Z/edit?usp=sharing&ouid=106233237840643362136&rtpof=true&sd=true


===Past External PCIE Connectivity Events===
===Past External PCIE Connectivity Events===
* Coming Soon
* [https://www.youtube.com/watch?v=QXOfYpAlXec 23 January 2023 Call]
* [https://www.youtube.com/watch?v=KutrMuxOm3E 9 January 2023 Call]
* [https://www.youtube.com/watch?v=uBlDEFu37ug 19 December 2022 Call]
* [https://www.youtube.com/watch?v=J-VcopXybws 12 December 2022 Call]
* [https://www.youtube.com/watch?v=fVB-YdJ-D7g 05 December 2022 Call]

Latest revision as of 02:17, 7 February 2023

Welcome to the OCP External PCIE Connectivity WIKI[edit]

External PCIE Connectivity is a Worksteam within the Server Project.


Leadership[edit]


Public Mailing List[edit]


Scope[edit]

To document the various industry usage-model scenarios and requirements for rack-level disaggregated NVMe and/or CXL inter-connected Compute, Acceleration, Memory and Storage modules using PCIe Gen5 & Gen6 external Direct Attached(DAC), Active Electrical(AEC) and Active Optical(AOC) Cables. The Workstream will not explore any specific implementation solutions at this time; however, a future industry standards committee will be formed by willing members aiming to materialize the requirement output of this Workstream into a complete standard cabling specification.


Documents[edit]

Main Folder: https://drive.google.com/drive/folders/0AJSSbhm5kNnuUk9PVA

Draft Requirements Document: https://docs.google.com/document/d/1qN52eC0YUnau0Pm4ysk9f84x6p7zmYlx/edit#

Latest Slides: https://docs.google.com/presentation/d/1ETPGjzm-Fm9BI3SkCq_vbPSvlWvFWO2Z/edit?usp=sharing&ouid=106233237840643362136&rtpof=true&sd=true

Past External PCIE Connectivity Events[edit]